CAPEC-663 Exploitation of Transient Instruction Execution
abstraction: standardstatus: activeAn adversary exploits a hardware design flaw in a CPU implementation of transient instruction execution to expose sensitive data and bypass/subvert access control over restricted resources. Typically, the adversary conducts a covert channel attack to target non-discarded microarchitectural changes caused by transient executions such as speculative execution, branch prediction, instruction pipelining, and/or out-of-order execution. The transient execution results in a series of instructions (gadgets) which construct covert channel and access/transfer the secret data.
likelihood: Lowseverity: Very High
01
weaknesses (3)
The CWE weakness classes this flaw belongs to.
02
related attack patterns (3)
Related entries.
03
source
Where this definition is published.